


PROGRAMMABLE LOW-VOLTAGE 1:10 LVDS CLOCK DRIVER

FEATURES

- Low-Output Skew <30 ps (Typical) for Clock-Distribution Applications
- Distributes One Differential Clock Input to 10 LVDS Differential Clock Outputs
- V_{CC} range 2.5 V ±5%
- Typical Signaling Rate Capability of Up to 1.1 GHz
- Configurable Register (SI/CK) Individually <u>Enables Disables Outputs</u>, Selectable CLK0, <u>CLK0</u> or CLK1, <u>CLK1</u> Inputs
- Full Rail-to-Rail Common-Mode Input Range
- Receiver Input Threshold ±100 mV
- Available in 32-Pin LQFP and QFN Package
- Fail-Safe I/O-Pins for V_{DD} = 0 V (Power Down)



LQFP and QFN PACKAGE

APPLICATIONS

 General purpose Industrial, Communication and Consumer Applications

DESCRIPTION

The CDCLVD110A clock driver distributes one pair of differential LVDS clock inputs (either CLK0 or CLK1) to 10 pairs of differential clock outputs (Q0–Q9) with minimum skew for clock distribution. The CDCLVD110A is specifically designed to drive $50-\Omega$ transmission lines.

When the control enable is high (EN = 1), the 10 differential outputs are programmable in that each output can be individually enabled/disabled (3-stated) according to the first 10 bits loaded into the shift register. Once the shift register is loaded, the last bit selects either CLK0 or CLK1 as the clock input. However, when EN = 0, the outputs are not programmable and all outputs are enabled.

The CDCLVD110A has an improved startup circuit that minimizes enabling time in AC- and DC-coupled systems.

The CDCLVD110A is characterized for operation from -40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM





TERMINAL FUNCTIONS

	TERMINAL	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
CK	1	I	Control register input clock, features a 120-k. pullup resistor
SI	2	I	Control register serial input/CLK Select, features a 120-k. pulldown resistor
CLK0	3		True differential input, LVDS
CLK0	4	I	Complementary differential input, LVDS
V_{BB}	5	0	Reference voltage output
CLK1	6	I	True differential input, LVDS
CLK1	7	I	Complementary differential input, LVDS
EN	8	I	Control enable (for programmability), features a 120-k. pulldown resistor, input
V _{SS}	9, 25		Device ground
V_{DD}	16, 32		Supply voltage
Q [9:0]	11, 13, 15, 18, 20, 22, 24, 27, 29, 31	0	Clock outputs, these outputs provide low-skew copies of CLKIN
Q[9:0]	10, 12, 14, 17, 19, 21,23, 26, 28, 30	0	Complementary clock outputs, these outputs provide low-skew copies of CLKIN

ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT
V_{DD}	Supply voltage	-0.3 to 2.8	V
VI	Input voltage	-0.2 to (V _{DD} + 0.2)	V
Vo	VI Output voltage	-0.2 to (V _{DD} + 0.2)	V
I _{OSD}	Driver short circuit current, Qn, Qn	Continuous	
ESD	Electrostatic discharge (HBM 1.5 kΩ, 100 pF)	>2000	V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	2.375	2.5	2.625	V
V_{IC}	Receiver common-mode input voltage	0.5 V _{ID}		$V_{DD}-0.5 \vert V_{ID} \vert$	V
T_A	Operating free-air temperature	-40		85	°C

Copyright © 2007–2008, Texas Instruments Incorporated

Submit Documentation Feedback



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETI	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DRIVER	2						
$ V_{OD} $	Differential outp	ut voltage	$R_L = 100\Omega$	250	450	600	mV
ΔV_{OD}	V _{OD} magnitude	change				50	mV
Vos	Offset voltage		-40°C to 85°C	0.95	1.2	1.45	V
ΔV_{OS}	V _{OS} magnitude	change				350	mV
Output all and almost a second		auit aurrant	V _O = 0 V			-20	A
IOS	I _{OS} Output short circuit		V _{OD} = 0 V			20	mA
V_{BB}	Reference outp	ut voltage	$V_{DD} = 2.5 \text{ V}, I_{BB} = -100 \mu\text{A}$	1.15	1.25	1.35	V
Co	Output capacita	nce	$V_O = V_{DD}$ or GND		3		pF
RECEIV	/ER						
V_{IDH}	Input threshold	high				100	mV
V_{IDL}	Input threshold	low		-100			mV
V _{ID}	Input differentia	l voltage		200			mV
I _{IH}	Input current, C	LK0/CLK0,	$V_{I} = V_{DD}$	-		5	^
I _{IL}	CLK1/CLK1		V _I = 0 V	- 5		5	μΑ
Cı	Input capacitane	ce	$V_{I} = V_{DD}$ or GND		3		pF
SUPPL	Y CURRENT					,	
		Full loaded	All outputs enabled and loaded, $R_L = 100 \Omega$, $f = 100 MHz$		100	110	
I_{DD}	Cumply ours		All outputs enabled and loaded, $R_L = 100 \Omega$, $f = 800 \text{ MHz}$		150	160	A
	Supply current	No load	Outputs enabled, no output load, f = 0 Hz			35	mA
I _{DDZ}		3-State	All outputs 3-state by control logic, f = 0 Hz			35	

JITTER CHARACTERISTICS

characterized with CDCLVD110 performance EVM, V_{DD} = 3.3 V, OUTPUTS NOT UNDER TEST are terminated to 50Ω

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Additive phase jitter from input to	12 kHz to 5 MHz, f _{out} = 30.72 MHz		281		fo rmo
^I jitterLVDS	LVDS output Q3 and Q3	12 kHz to 20 MHz, f _{out} = 125 MHz		111		fs rms

Submit Documentation Feedback



LVDS — SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{DD} = 2.5 V ±5%

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay low-to-high	CLK0, <u>CLK0</u> CLK1, <u>CLK1</u>	Qn, Qn		2	3	ns
t _{PHL}	Propagation delay high-to-low	CLK0, <u>CLK0</u> CLK1, <u>CLK1</u>	Qn, Qn		2	3	ns
t _{duty}	Duty cycle	CLK0, <u>CLK0</u> CLK1, <u>CLK1</u>	Qn, Qn	45%		55%	
t _{sk(o)}	Output skew		Any Qn, Qn		30		ps
t _{sk(p)}	Pulse skew		Any Qn, Qn			50	ps
t _{sk(pp)}	Part-to-part skew		Any Qn, Qn			600	ps
t _r	Output rise time, 20% to 80%, R_L = 100 Ω , C_L = 5 pF		Any Qn, Qn			350	ps
t _f	Output fall time, 20% to 80%, R_L = 100 Ω , C_L = 5 pF		Any Qn, Qn			350	ps
f _{clk}	Max input frequency	CLK0, <u>CLK0</u> CLK1, <u>CLK1</u>	Any Qn, Qn	900	1100		MHz

CONTROL REGISTER CHARACTERISTICS

over recommended operating free-air temperature range, V_{DD} = 2.5 V ±5% (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
f _{MAX}	Maximum frequency of shift register		100	150		MHz
t _{su}	Setup time, clock to SI				2	ns
t _h	Hold time, clock to SI				1.5	ns
t _{removal}	Removal time, enable to clock				1.5	ns
t _{startup}	Startup time after disable through SI				1.0	μs
t _w	Clock pulse width, minimum		3			ns
V _{IH}	Logic input high	V _{DD} = 2.5 V	2			V
V _{IL}	Logic input low	V _{DD} = 2.5 V			8.0	V
	Input current, CK pin	V V	-5		5	
Iн	Input current, SI and EN pins	$V_{I} = V_{DD}$	10		-30	μΑ
	Input current, CK pin	V CAID	-10		30	μΑ
I _{IL}	Input current, SI and EN pins	$V_I = GND$	-5		5	



SPECIFICATION OF CONTROL REGISTER

The CDCLVD110A has an 11-bit, serial-in shift register and an 11-bit control register. The control Register enables/disables each output clock, and selects either CLK0 or CLK1 as the input clock. The CDCLVD110A has two modes of operation:

Programmable Mode (EN=1)

The shift register uses a serial input (SI) and a clock input (CK). Once the shift register is loaded with 11 clock pulses, the 12th clock pulse loads the control register. The first bit (bit 0) on SI enables the Q9-Q9 output pair, and the 10th bit (bit 9) enables the Q0-Q0 pair. The 11th bit (bit 10) on SI selects either CLK0 or CLK1 as the input clock; a bit value of 0 selects CLK0, whereas a bit value of 1 selects CLK1. To restart the control register configuration, a reset of the state machine must be done with a clock pulse on CK (shift register clock input) and EN set to low. The control register can be configured only once after each reset.

Standard Mode (EN=0)

In this mode, the CDCLVD110A is not programmable and all the clock outputs are enabled. The clock input (CLK0 or CLK1) is selected with the SI pin, as is shown in the table entitled control register.

STATE	STATE-MACHINE INPUTS								
EN SI CK OUTPUT									
L	L	X	All outputs enabled, CLK0 selected, control register disabled, default state						
L	Н	Х	All outputs enabled, CLK1 selected, control register disabled						
Н	L	1	First stage stores L, other stage stores data of previous stage						
Н	Н		First stage stores H, other stage stores data of previous stage						
L	Х		Reset of state machine, shift and control registers						

CONTROL REGISTER									
BIT 10	BITS [0-9]	Q _N [0-9]							
L	Н	CLK0							
Н	Н	CLK1							
Х	L	Outputs disabled							

SERIAL IN	SERIAL INPUT (SI) SEQUENCE											
BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
CLK_SEL	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9		

TRUTH TABL	TRUTH TABLE FOR CONTROL LOGIC											
СК	EN	SI	CLK0	CLK0	CLK1	CLK1	Q(0-9)	Q(0-9)				
L	L	L	L	Н	Х	Х	L	Н				
L	L	L	Н	L	Х	Х	Н	L				
L	L	L	Open	Open	Х	Х	L	Н				
L	L	Н	X	Х	L	Н	L	Н				
L	L	Н	X	Х	Н	L	Н	L				
L	L	Н	X	Х	Open	Open	L	Н				
All output	outputs enabled X = Don't care											

Submit Documentation Feedback



APPLICATION INFORMATION

Fall-Safe Information

For $V_{DD}=0$ V (power-down mode) the CDCLVD110A has fail-safe input and output pins. In power-on mode, fail-safe biasing at input pins <u>can be acc</u>omplished with a 10-k Ω pullup resistor from CLK0/CLK1 to VDD and a 10-k Ω pulldown resistor from CLK0/CLK1 to GND.

LVDS Receiver Input Termination


The LVDS receiver inputs require 100-Ω termination resistors placed as close as possible across the input pins.

Control Inputs Termination

No external termination is required. The CK control input has an internal 120-k Ω pullup resistor, while the SI– and EN–control inputs each have an internal 120-k Ω pulldown resistor. If the control pins are left open per the default, all outputs are enabled, CLK0, CLK0 is selected, and the control register is disabled.



PARAMETER MEASUREMENT INFORMATION



- A. Output skew, $t_{sk(o)}$, is calculated as the greater of:
 - The difference between the fastest and the slowest t_{PLHn} (n = 1, 2,...10)
 - The difference between the fastest and the slowest t_{PHLn} (n = 1, 2,...10)
- B. Part-to-part skew, $t_{sk(pp)}$, is calculated as the greater of:
 - The difference between the fastest and the slowest t_{PLHn} (n = 1, 2,...10) across multiple devices
 - The difference between the fastest and the slowest t_{PHLn} (n = 1, 2,...10) across multiple devices
- C. Pulse skew, $t_{sk(p)}$, is calculated as the magnitude of the absolute time difference between the high-to-low (t_{PHL}) and the low-to-high (t_{PLH}) propagation delays when a single switching input causes one or more outputs to switch, $t_{sk(p)} = |t_{PHL} t_{PLH}|$. Pulse skew is sometimes referred to as pulse-width distortion or duty-cycle skew.

Figure 1. Waveforms for Calculation of $t_{sk(o)}$ and $t_{sk(pp)}$



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 2. Test Criteria for f_{clk} , Duty Cycle, t_r , t_f , V_{OD}





com 13-Nov-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDCLVD110ARHBR	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	Cu NiPdAu	Level-2-260C-1 YEAR
CDCLVD110ARHBRG4	ACTIVE	QFN	RHB	32	3000	Green (RoHS & no Sb/Br)	Cu NiPdAu	Level-2-260C-1 YEAR
CDCLVD110ARHBT	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	Cu NiPdAu	Level-2-260C-1 YEAR
CDCLVD110ARHBTG4	ACTIVE	QFN	RHB	32	250	Green (RoHS & no Sb/Br)	Cu NiPdAu	Level-2-260C-1 YEAR
CDCLVD110AVF	ACTIVE	LQFP	VF	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCLVD110AVFG4	ACTIVE	LQFP	VF	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCLVD110AVFR	ACTIVE	LQFP	VF	32	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CDCLVD110AVFRG4	ACTIVE	LQFP	VF	32	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVD110ARHBR	QFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
CDCLVD110ARHBT	QFN	RHB	32	250	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
CDCLVD110AVFR	LQFP	VF	32	1000	330.0	16.4	9.6	9.6	1.9	12.0	16.0	Q2






*All dimensions are nominal

7 iii diinonoono die nomina								
Device Package Ty		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
CDCLVD110ARHBR	QFN	RHB	32	3000	340.5	333.0	20.6	
CDCLVD110ARHBT	QFN	RHB	32	250	340.5	333.0	20.6	
CDCLVD110AVFR	LQFP	VF	32	1000	333.2	345.9	28.6	

VF (S-PQFP-G32)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

RHB (S-PQFP-N32)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.




RHB (S-PVQFN-N32)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RHB (S-PQFP-N32)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated